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Abstract 
The Fourth Workshop on Using Emerging Parallel Architectures (WEPA), held in conjunction with ICCS 2012, provides a 
forum for exploring the capabilities of emerging parallel architectures such as GPUs, FPGAs, Cell B.E., Intel M.I.C. and multi-
cores to accelerate computational science applications. 
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1. Introduction 
Welcome to the Fourth Workshop on Using Emerging Parallel Architectures (WEPA). This workshop has been 
motivated by the significant transformation of the computing landscape in recent years with the emergence of more 
powerful processing elements such as CUDA-enabled GPUs, FPGAs, and M.I.C. On the multi-core front, Moore's 
Law has transcended beyond the single processor boundary with the prediction that the number of cores will double 
every 18 months. Going forward, the primary method of gaining processor performance will be through parallelism. 
Multi-core technology has visibly penetrated the global market.  Accordingly to the Top500 lists, the HPC landscape 
has evolved from supercomputer systems into large clusters of multi-core processors. Furthermore, GPUs, FPGAs 
and heterogeneous multi-cores have been shown to be viable computing alternatives, where certain classes of 
applications witness more than one order of magnitude improvement over their GPP counterpart.  Therefore, future 
computational science centres will employ resources such as FPGAs, GPUs and M.I.C. architectures to serve as co-
processors to offload appropriate compute intensive portions of applications from the servers.  This workshop 
provides a forum for exploring the capabilities of emerging parallel architectures to accelerate computational science 
applications.  
The technical program was put together by the Workshop Chairs Bertil Schmidt and Douglas Maskell and 34 
members of a distinguished program committee. Submissions were reviewed by at least three experts in the field. 
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Based on the reviews, five papers were selected for presentation at the workshop and inclusion in the workshop 
proceedings. 
We wish to thank the program committee members for submitting thoughtful reviews and all authors who 
submitted high-quality manuscripts.  
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x Workshop Co-Chairs:  
x Bertil Schmidt (Johannes Gutenberg University Mainz, Germany)  
x Douglas Maskell (Nanyang Technological University, Singapore)  
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x Josef Weidendorfer (TU Munich, Germany) 
x Jan-Philipp Weiss (KIT, Germany) 
x Robert Strzodka (MPI Informatik, Germany) 
x Thomas Steinke (ZIB, Germany) 
x Dan Negrut (University of Wisconsin, USA) 
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x Andreas Kloeckner (NYU, USA) 
x Alexander Heineke (TU Munich, Germany) 
x Bingsheng He (Nanyang Technological University, Singapore) 
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x Mathieu Giraud (INRIA, France) 
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x Arpith Jacob (IBM Research, USA) 
x Rob Farber (ICHEC, Ireland) 
x Deming Chen (UIUC, USA) 
x Lars Wienbrandt (University of Kiel, Germany) 
x Rick Siow Mong Goh (A*STAR Institute of High Performance Computing, Singapore) 
 
 
3. List of accepted Papers 
1. Speeding up spatial database query execution using GPUs,  B. Simion, S. Ray, A.D. Brown 
2. An FPGA Implementation of an Investment Strategy Processor, C. Starke, V. Grossmann, L. Wienbrandt, 
M. Schimmler 
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3. Engineering parallel sorting for the Intel SCC, N. Melot, C. Kessler, K. Avdic, P. Cichowski, J. Keller 
4. Benchmarking data and compute-intensive applications on modern CPU and GPU architectures, M. 
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